

**What is claimed is:**

1. A semiconductor device, comprising:

an output clock signal generator for receiving a first system clock signal and generating an output clock signal having a frequency  $n$  times the frequency of the first system clock signal, where  $n$  is an integer;

an output driver for synchronizing output data with the output clock signal and outputting the synchronized output data through an input and output terminal;

a restoring clock signal generator for receiving a second system clock signal and generating a plurality of restoring clock signals having the same frequency as the frequency of the second system clock signal and each having different phases; and

a high frequency equalizer for restoring lost high frequency components of input data input through the input and output terminal in response to the restoring clock signals and outputting the restored input data.

2. A semiconductor device, as recited in claim 1, wherein the output clock signal generator comprises a phase locked loop circuit.

3. A semiconductor device, as recited in claim 1, wherein the restoring clock signal generator comprises a PLL circuit.

1           4. A semiconductor device, as recited in claim 1, wherein the high frequency  
2 equalizer comprises:

3           a restoring circuit operating in response to the restoring clock signals, for  
4 demultiplexing the input data into a plurality of input data items each having a time  
5 difference the same as a period of the input data, restoring the lost high frequency  
6 components of the plurality of demultiplexed input data items, and outputting the restored  
7 input data items; and

8           a multiplexer operating in response to the restoring clock signals, for multiplexing  
9 the restored input data items of the restoring circuit and sequentially outputting the  
10 multiplexed data items one by one as restored input data.

11           5. A semiconductor device, as recited in claim 4, wherein the restoring circuit  
12 comprises:

13           a demultiplexer for demultiplexing the input data into the plurality of input data  
14 items; and

15           a plurality of unit restoring circuits, each operating to receive a current input data  
16 item of a current period of time and a previous input data item of a previous period of  
17 time from among the plurality of input data items, restoring the lost high frequency  
18 component of the current input data item to form a restored input data item, and  
19 outputting the restored input item in response to a corresponding one of the restoring  
20 clock signals.

1           6. A semiconductor device, as recited in claim 5, wherein each of the unit  
2- restoring circuits comprises:

3           a restoring cell for receiving the current input data item the previous input data  
4 item and restoring the lost high frequency component of the current input data to form an  
5 intermediate input data item; and

6           a latch circuit operating in response to the corresponding restoring clock signal, for  
7 storing and amplifying the intermediate input data item, and outputting the amplified  
intermediate input data item as the restored input data item.

8           7. A semiconductor device, as recited in claim 6, wherein the restoring cell  
9 comprises:

10           a regular current source for supplying a first source current;

          a compensation current source for providing a second source current;

          a first current amplifying circuit for amplifying the first source current in response  
6 to the current input data item and a reference voltage;

7           a second current amplifying circuit for amplifying the second source current in  
8 response to the previous input data item and the reference voltage;

9           a first current output transistor commonly connected to a first output terminal of  
10 the first current amplifying circuit and a second output terminal of the second current

11 amplifying circuit, for outputting a first comparison current proportional to the difference  
12 between the currents output from the first and second output terminals; and

13 a second current output transistor commonly connected to a third output terminal  
14 of the first current amplifying circuit and a fourth output terminal of the second current  
15 amplifying circuit, for outputting a second comparison current proportional to the  
16 difference between the currents output from the third and fourth output terminals.

1 8. A semiconductor device, as recited in claim 7, wherein the second source  
current is equal to the first source current times an interference signal of the previous  
input data item.

9. A semiconductor device, as recited in claim 6, wherein the latch circuit  
comprises:

a first switching unit for transmitting the output of the restoring cell in response to  
the corresponding restoring clock signal;

5 a first latch for amplifying and storing the output of the restoring cell transmitted  
6 through the first switching unit as a first stored data item;

7 a second switching unit for transmitting the first stored data item in response to an  
8 inverted clock signal of the corresponding restoring clock signal; and

9 a second latch for amplifying and storing the first stored data item transmitted  
10 through the second switching unit as a second stored data item, and outputting the second  
11 stored data item as the restored input data item.

1 10. A semiconductor device, as recited in claim 1, further comprising an inner  
2 clock signal generator for receiving one of the plurality of restoring clock signals and  
3 generating an internal clock signal having a frequency equal to  $m$  times the frequency of  
4 the received restoring clock signal, wherein  $m$  is an integer.

11. A high frequency equalizer, comprising:

5 a restoring circuit for demultiplexing input data into a plurality of input data items  
each having a time difference the same as period of the input data, restoring lost high  
frequency components of the plurality of demultiplexed input data items, and outputting  
restored input data items in response to restoring clock signals; and

6 a multiplexer for multiplexing the restored input data items and sequentially  
7 outputting multiplexed data items one by one as restored input data, in response to the  
8 restoring clock signals.

1 12. A high frequency equalizer, as recited in claim 11, wherein the restoring  
2 circuit comprises:

3 a demultiplexer for demultiplexing the input data into the plurality of input data  
4 items in response to the restoring clock signals; and

5 a plurality of unit restoring circuits operating in response to the corresponding  
6 restoring clock signal, for receiving current input data items of a current time and  
7 previous input data of a previous period of time, restoring the lost high frequency  
8 component of the current input data item, and outputting restored input data items.

1 13. A high frequency equalizer, as recited in claim 12, wherein the unit restoring  
circuit comprises:

2 a restoring cell for receiving the current input data item and the previous input data  
3 item and restoring the lost high frequency component of the current input data item to  
4 form an intermediate input data item; and

5 a latch circuit for storing and amplifying the intermediate input data item in  
6 response to the corresponding restoring clock signal and outputting the amplified  
7 intermediate data item as a restored input data item.

1 14. A high frequency equalizer, as recited in claim 13, wherein the restoring cell  
2 comprises:

3 a regular current source for supplying a first source current;

4 a compensation current source for providing a second source current;

5 a first current amplifying circuit for amplifying the first source current in response  
6 to the current input data item and a reference voltage;

7 a second current amplifying circuit for amplifying the second source current in  
8 response to the previous input data item and the reference voltage;

9 a first current output transistor commonly connected to a first output terminal of  
10 the first current amplification circuit and to a second output terminal of the second current  
11 amplification circuit, for outputting a current proportional to the difference between the  
12 currents output first and second output terminals; and

13 a second current output transistor commonly connected to a third output terminal  
14 of the first current amplifying circuit and a fourth output terminal of the second current  
15 amplifying circuit, for outputting a current proportional to the difference between the  
16 currents output from the third and fourth output terminals.

17 15. A high frequency equalizer, as recited in claim 13, wherein the latch circuit  
18 comprises:

19 a first switching unit for transmitting the intermediate data item from the restoring  
20 cell in response to the corresponding restoring clock signal;

21 a first latch for amplifying and storing the intermediate input data item as a first  
22 stored data item;

23 a second switching unit for transmitting the first stored data item in response to an  
24 inverted clock signal of the corresponding restoring clock signal; and

9 a second latch for amplifying and storing the first stored data item as a second  
10 stored data item, and outputting the second stored data item as a restored input data item.

1 16. A unit restoring circuit, comprising:  
2 a regular current source for supplying a first source current;  
3 a compensation current source for providing a second source current;  
4 a first current amplifying circuit for amplifying the first source current in response  
5 to a current input data item and a reference voltage;

6 a second current amplifying circuit for amplifying the second source current in  
7 response to a previous input data item and the reference voltage;

8 a first current output transistor commonly connected to a first output terminal of  
9 the first current amplifying circuit and a second output terminal of the second current  
10 amplifying circuit, for outputting a first difference current proportional to the difference  
11 between the currents output from the first and second output terminals; and

12 a second current output transistor commonly connected to a third output terminal  
13 of the first current amplifying circuit and a fourth output terminal of the second current  
14 amplifying circuit, for outputting a second difference current proportional to the  
15 difference between the currents output from the third and fourth output terminals.

1 17. A unit restoring circuit, as recited in claim 16, wherein the first current  
2 amplifying circuit comprises:



3 a first PMOS transistor having a first source connected to the current source, a first  
4 gate connected to the current input data item, and a first drain connected to the first  
5 current output transistor and forming the first output terminal; and

6 a second PMOS transistor having a second source connected to the current source,  
7 a second gate connected to the reference voltage, and a second drain connected to the  
8 second current output transistor and forming the third output terminal.

1 18. A unit restoring circuit, as recited in claim 16, wherein the second current  
2 amplifying circuit comprises:

3 a third PMOS transistor having a third source connected to the compensation  
4 current source, a third gate connected to the previous input data item, and a third drain  
5 connected to the second current output transistor and forming the second output terminal;  
6 and

7 a fourth PMOS transistor having a fourth source connected to the compensation  
8 current source, a fourth gate connected to the reference voltage, and a fourth drain  
9 connected to the first current output transistor and forming the fourth output terminal.

1 19. A unit restoring circuit, as recited in claim 16, wherein the first current output  
2 transistor is a first NMOS transistor having a first drain and a first gate commonly  
3 connected to the first and second output terminals, and having a first source connected to  
4 a ground voltage.

1           20. A unit restoring circuit, as recited in claim 16, wherein the second current  
2           output transistor is a second NMOS transistor having a second drain and a second gate  
3           commonly connected to the third and fourth output terminals, and having a second source  
4           connected to a ground voltage.

1           21. A unit restoring circuit, as recited in claim 16, further comprising a latch  
2           circuit operating in response to a restoring clock signal, for storing and amplifying the  
3           first and second difference currents, and outputting the amplified current outputs.

4           22. A unit restoring circuit, as recited in claim 21, wherein the latch circuit  
5           comprises:

6           a first switching unit for transmitting first and second outputs of the first and  
7           second current output transistors in response to the restoring clock;

8           a first latch for amplifying and storing the first and second outputs of the first and  
9           second current output transistors transmitted through the first switching unit;

10          a second switching unit for transmitting the output of the first latch in response to  
11          an inverted clock signal of the of the restoring clock signal; and

12          a second latch for amplifying and storing the output of the first latch transmitted  
13          through the second switching unit and outputting it as restored output data.